

DRAWING AMENDMENTS

Please amend pages 2 and 3 of the drawings (Figures 3, 4, 5, 6, 7A and 7B) as shown in the marked-up drawing sheets attached hereto as an Appendix. Replacement sheets 2 and 3 of formal drawings are also being filed herewith.

REMARKS

In response to the requirement for restriction, non-elected claims 5-25 are being cancelled, without prejudice against filing them in divisional applications

Drawing Objections

The objection to Figures 3-7B of the drawings is believed to be overcome by labeling each of them as "(Prior Art)".

Specification Objections

The Specification was objected to because of the length of the Abstract and because there is no reference to Figures 15A and 15B in the brief description of the drawings. Appropriate corrections have been made.

Claim Objections

The allegedly excess word "the" in claim 2 has been deleted.

Claim Rejections Under 35 U.S.C. §102

Claims 1-4 were rejected under 35 U.S.C. §102(b) as being anticipated by U.S. Patent Application Publication No. 2002/0099904 A1 to Conley ("Conley"). Claim 1 has been cancelled, without prejudice, and the rejection of claims 2-4 is respectfully traversed.

Claim 2 recites that logically non-sequential data units are written into a first memory cell block, while data units with sequential logical addresses "equal to or in excess of a given proportion" of the number of data units the individual blocks can store are written to a second block. This combination is not found disclosed by the cited Conley reference. Specifically, Conley is not seen to suggest the specific claimed criteria for writing units of data into the second block. The claimed criteria is whether the number of data units with sequential logical addresses is equal to or in excess of a "given proportion" of the number of data units that a block can store.

Dependent claims 3 and 4 are thus also novel for the same reasons. In addition, claim 3 adds that the data written to the first block are a number of sequential logically addressed data units less than the "given proportion" of the number of data units a block can store.

For these reasons, it is submitted that claims 2-4, as amended, are novel and patentable.

New Claims

New claims 26 and 27, being dependent upon claims 2 and 3, respectively, add a specific range for the “given proportion” of data units that determines which block the data are written in, and are therefore novel for this additional reason.


New independent claim 28 recites that data to be written in the memory are directed to either a first or a second designated block, depending upon on the number of data units with sequential logical addresses that are being written. If the number is less than “a fraction” of the number of data units stored by a block, data are written into the first block but if equal to or in excess of that fraction, written into the second block. This is similarly submitted to be novel and patentable. Dependent claim 30 further adds a numerical range for the claimed fraction.

Conclusion

Accordingly, it is believed that this application is now in condition for allowance and an early indication of its allowance is solicited. However, if the Examiner has any further matters that need to be resolved, a telephone call to the undersigned attorney at 415-318-1163 would be appreciated.

FILED VIA EFS

Respectfully submitted,


James S. Hsue

September 5, 2006

Date

Reg. No. 29,545
for Gerald P. Parsons
Reg. No. 24,486

PARSONS HSUE & DE RUNTZ LLP
595 Market Street, Suite 1900
San Francisco, CA 94105
(415) 318-1160 (main)
(415) 318-1163 (direct)
(415) 693-0194 (fax)